

I	e) • use properly designed looms, ribbon or flexi for internal wiring – avoid loose wires or bundles
89 I	 f) • run cables away from apertures in the shielding, tied close to conductive grounded structures
**	 g) • apply ferrite suppressors to damp resonances and control common mode currents
The latest and the la	 ensure that cable screens are properly terminated to the connector backshell; avoid pigtails
ti.linke	 i) • terminate lines carrying high frequency signals with the correct transmission line impedance
	6. • Grounding:
	 a) • design and enforce the ground system at the product definition stage
	 b) • consider the ground system as a return current path, not just as 0V reference
	c) • provide for parallel earth conductors at the system level
	 d) • ensure metal-to-metal bonding of screens, connectors, filters, and enclosure panels • ensure that bonding methods will
	not deteriorate in adverse environments
	 e) • mask paint from, and apply a conductive finish to, any intended contact surfaces • keep earth straps short and define their geometry
	f) • avoid common ground impedances for different circuits • provide an interface ground area for decoupling and filtering
	7. • Filters:
	 a) • assume that a supply filter is needed: design the filter for the application
	b) • filter all I/O lines, using either or both of three-terminal capacitors to interface ground, and common mode chokes
	 c) • apply π filters at the DC power input to each board, in multi-board designs
	d) • ensure a defined ground return for each filter
	e) • apply filtering to interference sources, such as switches or motors, directly at their terminals
	 f) • locate all filter components and associated wiring or tracks adjacent to the interface being filtered
	8. • Shielding:
	a) • design all metallic structures as if they were electrical components: account for their stray capacitance and inductance
	 b) • consider segregated enclosures: enclose particularly sensitive or noisy areas with extra internal shielding
	 c) • avoid large or resonant apertures in a shield, or take measures to mitigate them
	d) • avoid dipole-like structures in a metallic enclosure
	e) • ensure that separate panels are well bonded along their seams using conductive gaskets: apply good bonding practice as



Design checklist to assess your design against EMC. TIP 6:

- 6. Grounding:
 - a) \bullet design and enforce the ground system at the product definition stage b) \bullet consider the ground system as a return current path, not just as 0V
 - c) provide for parallel earth conductors at the system level
 - d) ensure metal-to-metal bonding of screens, connectors, filters, and enclosure panels; ensure that bonding methods will not deteriorate in adverse environments
 - e)• mask paint from, and apply a conductive finish to, any intended contact surfaces; keep earth straps short and define their geometry
 - f) avoid common ground impedances for different circuits; provide an interface ground area for decoupling and filtering

Percentage Commence of Names and Indiana

GROUNDING


give a reference potential (0V) for external connections to the system a low impedance path by which current can


return to its source


vs. EARTHING


grounding (USA)


connection to the earth for safety purposes Yelow-green cabel










































































Before routing begins:
identify and label high di/dt circuits
identify and label sensitive circuits
 identify OV plane(s), including separate areas if these are vital
identify power plane segments
identify the interface ground plane
decide on layer stack-up:
- identify OV plane layers
 identify constant impedance layer(s)
- identify power plane layer(s), next to 0V plane: some of these may also carry tracks in areas where
power planes aren't needed
check component placement to ensure:
 no unnecessarily long track routes
- no proximity of noisy components to sensitive ones
- critical circuits away from ground plane edge - maximum partitioning of interfaces and functional
sections: no unprotected interface routes to pass close to operational circuits
- all filter components at the interface they are protecting, no functional circuits between the interface
and the protection
board-to-board connections: ground pins should be distributed along multi-way connectors close to high
speed or sensitive signals
identify points for bonding the ground plane(s) to chassis

- During routing:

 flag any breaks or gaps in a DV plane and decide whether they are necessary or can be avoided

 ensure no tracks cross any unavoidable breaks in a OV plane if they must, then make sure series buffer resistors are placed appropriately at the break

 check that critical and constant-impedance tracks do not swap layers if they must, they should be routed above or below a single OV plane, not jump to a different OV plane

 check adequate placement of decoupling capacitors near device power pins minimum inductance track/via layout

 ensure that interface filtering and transient protection is tracked with low inductance to the interface ground plane

 identify and control common impedance current paths for power switching circuits and sensitive wideband circuits

 check implementation of 10 h rule for power planes and critical tracks versus the ground plane edge

 for balanced differential signal track pairs, confirm that adequate balance is maintained along the entire run separation of at least 3 h from other tracks is usually enough

 minimize surface areas of nodes with high dy/dt

 if empty areas of any layer are flood filled with copper, ensure that each such area is connected to OV, not floating if you have to design a PCB without a OV plane,

 identify critical (high-current, high di/dt or sensitive) circuit loops, including the appropriate segment of the OV track

 minimize enclosed loop areas in these loops

 flood-fill and mesh the OV tracks as much as possible

PCB high power	
Institute for Interconnecting and Packaging Electronic Circuits (IPC) IPC to międzynarodowa organizacja non-profit, która opracowuje standardy techniczne dla przemysłu elektronicznego, w szczególności dotyczące: •projektowania płytek drukowanych (PCB), •montażu komponentów elektronicznych, •kontroli jakości i niezawodności produktów elektronicznych, •materiałów i procesów produkcyjnych. Główne serie norm IPC: •IPC-2221 – projektowanie PCB, •IPC-A-600 – akceptacja wykonania płytek PCB, •IPC-A-610 – akceptacja montażu elektronicznego, •IPC-7351 – projektowanie footprintów komponentów, •IPC-6012 – wymagania dla produkcji płytek.	
EN IEC 61188 • Circuit boards and circuit board assemblies – Design and use	

	jny (clearance/creepage) ı = odpowiednie odstępy n	nio dzu ściożkomi:	
	→ min. 3 mm (w powietrz		
	ecej → nawet >6 mm,	-1/	
		większa efektywną drogę upływ	u.
arto zapoznać:	się z normą IEC-60950 / IE	C-62368 / IPC-2221.	
1. Podstawo	we napiecia sieciowe i wym	agane odstepv	
	we napięcia sieciowe i wym	agane odstępy	
1. Podstawo (clearance);	we napięcia sieciowe i wym Minimalny odstęp w powietrzu (dearance)	agane odstępy	
(clearance):	Minimalny odstęp w powietrzu	10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -	
(clearance): Napięcie (RMS)	Minimalny odstęp w powietrzu (clearance)	Uwagi	

IPC 2221

Voltage Between		Minimum Spacing					
Conductors (DC or AC		Bare	Board		Assembly		
Peaks)	81	82	83	84	A5	A6	A7
0-15	0.05 mm	0.1 mm	0.1 mm	0.05 mm	0.13 mm	0.13 mm	0.13 mm
	[0.00197 in]	[0.0039 in]	[0.0039 in]	[0.00197 in]	[0.00512 in]	(0.00512 in)	[0.00512 in]
16-30	0.05 mm	0.1 mm	0.1 mm	0.05 mm	0.13 mm	0.25 mm	0.13 mm
	[0.00197 in]	[0.0039 in]	(0.0039 in)	[0.00197 in]	[0.00512 in]	(0.00984 in)	[0.00512 in
31-50	0.1 mm	0.6 mm	0.6 mm	0.13 mm	0.13 mm	0.4 mm	0.13 mm
	[0.0039 in]	[0.024 in]	[0.024 in]	[0.00512 in]	[0.00512 in]	[0.016 in]	[0.00512 in
51-100	0.1 mm	0.6 mm	1.5 mm	0.13 mm	0.13 mm	0.5 mm	0.13 mm
	[0.0039 in]	(0.024 in)	[0.0591 in]	[0.00512 in]	[0.00512 in]	[0.020 in]	(0.00512 in
101-150	0.2 mm	0.6 mm	3.2 mm	0.4 mm	0.4 mm	0.8 mm	0.4 mm
	[0.0079 in]	(0.024 in)	[0.126 in]	[0.016 in]	[0.016 in]	[0.031 in]	[0.016 in]
151-170	0.2 mm	1.25 mm	3.2 mm	0.4 mm	0.4 mm	0.8 mm	0.4 mm
	[0.0079 in]	[0.0492 in]	[0.126 in]	[0.016 in]	[0.016 in]	[0.031 in]	[0.016 in]
171-250	0.2 mm	1.25 mm	6.4 mm	0.4 mm	0.4 mm	0.8 mm	0.4 mm
	[0.0079 in]	[0.0492 in]	[0.252 in]	[0.016 in]	[0.016 in]	[0.031 in]	[0.016 in]
251-300	0.2 mm	1.25 mm	12.5 mm	0.4 mm	0.4 mm	0.8 mm	0.8 mm
	(0.0079 in)	[0.0492 in]	[0.4921 in]	[0.016 in]	[0.016 in]	[0.031 in]	[0.031 in]
301-500	0.25 mm	2.5 mm	12.5 mm	0.8 mm	0.8 mm	1.5 mm	0.8 mm
	[0.00984 in]	[0.0984 in]	[0.4921 in]	[0.031 in]	[0.031 in]	[0.0591 in]	[0.031 in]
> 500 See para. 6.3 for calc.	0.0025 mm /volt	0.005 mm /volt	0.025 mm /volt.	0.00305 mm /volt	0.00305 mm /volt	0.00305 mm /volt	0.00305 mm /volt

▼ Typowe wartości z normy IPC-2221A (Tabela 6-1):

Napięcie (DC lub AC RMS)	Minimalny odstęp (clearance) [mm]
30 V	0,13 mm
60 V	0,64 mm
120 V	1,0 mm
250 V	2,5 mm
500 V	5,0 mm
1000 V	10,0 mm
3000 V	22,0 mm


lakier

★ Czy IPC-2221 uwzględnia lakierowanie?

Nie bezpośrednio.

Norma IPC-2221 zakłada gołą płytkę (bare board) bez pokrycia. Jeśli stosujesz lakier (np. conformal coating), możesz zmniejszyć wymagane odstępy, ale tylko wtedy, gdy spełniasz dodatkowe wymagania określone w innych normach, np.:

- IEC 60664-1 mówi o odstępach dla napięć przy określonej klasie zanieczyszczeń i typie izolacji (czy to jest np. lakier, potting, powietrze itp.).
- UL 94 / UL 746 normy dla palności i wytrzymałości materiałów izolacyjnych (lakieru).



3ph rectifier hv practice



		C
Maximum	currant	of track
ινιαλιιτιαττι	Current	OI HACK

 $I = k(\Delta T)^{0.44} A^{0.725}$

 $k = \begin{cases} 0.048 \text{ (external layers)} \\ 0.024 \text{ (internal layers)} \end{cases}$

 $\frac{https://resources.altium.com/pl/p/ipc-2221-calculator-pcb-trace-current-and-heating\#ipc-2221-trace-width-calculator}{}$

rubość miedzi	Mikrometry (µm)	Milimetry (mm)	Uwagi
5 oz/ft²	~17 µm	0.017 mm	Cienka warstwa, stosowana przy precyzyjnych układach
oz/ft ²	~35 µm	0.035 mm	Najczęściej stosowana grubość
oz/ft²	~70 µm	0.070 mm	Do wyższych prądów i mocy
oz/ft²	105 µm i więcej	0.105 mm+	Grube ścieżki, np. w zasilaczach mocy

Test problems

- \bullet List the rules for "system partitioning."
- \bullet What is the mechanism of coupling distortions through common grounding?
- What is the difference between GROUNDING and EARTHING ?
- What is the difference between creepage and clearance?