



Wrocław University of Science and Technology


Phase Locked-Loop








References

- U. Tietze, Ch.Schenk, Electronics Circuits – Handbook for Design and Applications, Springer,2008









Phase-Locked Loop



$$\alpha - \varphi = \frac{f_1 - f_0}{Ac k_f k_\varphi} \quad \alpha = \frac{V_\alpha}{k_\varphi} = -\varphi$$

$$\varphi = \int_0^t \omega_2 d\tilde{t} - \int_0^t \omega_1 d\tilde{t} = \int_0^t \Delta\omega d\tilde{t} \quad \Delta\omega(t) = \Delta\omega \cos \omega_m t$$

$$\varphi(t) = \frac{\Delta\omega}{\omega_m} \sin \omega_m t \quad \frac{\varphi}{\Delta\omega} = \frac{1}{j\omega_m}$$

$$As = \frac{V_\varphi}{V_f} = \frac{2\pi k_f k_\varphi}{j\omega_m} = \frac{k_f k_\varphi}{jf_m}$$

**Phase-Locked Loop
Sample-and-Hold Circuit as a Phase Detector**

A sample-and-hold circuit used as a phase detector

Voltage weveform in the phase detector

PLL – SH as Ph.Det. - dynamics


$$V_\varphi = \hat{V}_1 \sin \varphi \quad V_\varphi \approx \hat{V}_1 \varphi / \text{rad}$$

$$k_\varphi = \frac{dV_\varphi}{d\varphi} = \hat{V}_1 / \text{rad}$$

$$k_\varphi = k_\varphi e^{-j\omega_m \frac{1}{2} T_2} = V_1 e^{-j\pi f_m / f_2} \quad As = \frac{k_f k_\varphi}{jf_m} = \frac{k_f \hat{V}_1}{jf_m e^{j\pi f_m / f_2}}$$

$$As = \left| \frac{V_\varphi}{V_f} \right| = \frac{k_f \hat{V}_1}{f_m} \quad \text{and} \quad \varphi_m = -\frac{\pi}{2} - \frac{\pi f_m}{f_2}$$


PLL – SH as Ph.Det. - parameters



PLL with a sample-and-hold circuit as phase detector

$$A_p = \frac{R_2}{R_1 + R_2}; \quad f_l = \frac{1}{2\pi C_1 R_2}; \quad A_f = 1$$

Phase-Locked Loop Sample-and-Hold Circuit as a Phase Detector




Mean absolute value of the output voltage of a multiplier for sinusoidal input voltages of amplitude U

Application of a synchronous demodulator for the measurement of noisy signals


Operation of a synchronous demodulator

Phase-Locked Loop Synchronous Detector as a Phase Detector




PLL with a multiplier as phase detector for frequency demodulation


Transconductance multiplier as a switch



Transconductance multiplier as a switch



Transconductance multiplier as a switch



16

Transconductance multiplier as a switch

The diagram shows a differential pair of NMOS transistors with a tail current source I_{SS} . The gates are driven by a differential-mode input u_{DM} . The drains are connected to a load resistor R_L and a current source I_{SS} . The output current i_{out} is shown as the difference between the drain currents. The graph shows the transfer characteristic $i_{out} = U_{AVP} u_{DM}$, where U_{AVP} is the average transconductance. The graph is divided into regions where $U_{AVP} > 0$ and $U_{AVP} < 0$.

17

Multiplying circuit

The circuit is a differential pair of NMOS transistors with a tail current source I_{SS} . The gates are driven by two differential-mode input signals u_{DM1} and u_{DM2} . The output current i_{out} is shown as the difference between the drain currents. The graph shows the output waveform i_{out} when $\varphi = 0$.

18


Phase-Locked Loop Frequency-Sensitive Phase Detector


The circuit diagram shows a phase detector with two input signals u_1 and u_2 and two output signals v_1 and v_2 . The transfer characteristic graph shows the output voltage V_{out} versus the phase shift φ . The graph is divided into regions where $\varphi > 0$ and $\varphi < 0$.


Phase detector with memory for sign of the phase shift


Input and output signals of the phase detector


Transfer characteristic of the phase frequency detector





















PLL applications

- AM demodulation
- Modulation and demodulation of FM i PM
- Frequency synthesis
- Synchronous detection (reference clock regeneration)
- Telecommunication (clock regeneration)









Phase-Locked Loop Sample-and-Hold Circuit as a Phase Detector


Type	Manufacturer	Technology	Frequency max	Principle
Phase detectors, PD				
AD 8343	Analog D.	Bipolar	2500 MHz	analog multiplier
AD 9100	Analog D.	Bipolar	200 MHz	sample-and-hold
AD 9901	Analog D.	TTL/ECL	200 MHz	phase/frequ. det.
MAX 9382	Maxim	PECL	450 MHz	phase/frequ. det.
LF 398	National	Bifet	0.3 MHz	sample-and-hold
MC 100EP 140	On Semi.	ECL	2000 MHz	phase/frequ. det.
Voltage-controlled oscillators, VCOs				
F 100	Fujitsu	CMOS	30 MHz	piezo-oscillator
VC 80	Fujitsu	Bipolar	2500 MHz	LC-oscillator
LTC 1799	Lin. Tech.	CMOS	33 MHz	multivibrator
LTC 6905	Lin. Tech.	CMOS	170 MHz	multivibrator
MAX 2609	Maxim	PECL	600 MHz	LC-oscillator
MAX 2754	Maxim	Bipolar	1200 MHz	LC-oscillator
MC 100 EL 1648	On Semi.	ECL	1100 MHz	LC-oscillator
74LS624	Texas I.	TTL	20 MHz	Multivibrator
VFC 110	Texas I.	Bipolar	4 MHz	V → f converter


Phase-Locked Loop Sample-and-Hold Circuit as a Phase Detector


Type	Manufacturer	Technology	Frequency max	Principle
Phase-locked loops, PLLs				
74 HC 4046	many	CMOS	20 MHz	PD+VCO
AD 800	Analog D.	ECL	155 MHz	PD+VCO
AD 9540	Analog D.	PECL	655 MHz	PD+DDS+divider
CY 22394	Cypress	PECL/CMOS	400 MHz	PD+VCO+divider
CY 7B9940	Cypress	LVTTTL	200 MHz	PD+VCO+divider
MPC 9331	Freescale	CMOS	240 MHz	PD+VCO+divider
isplock 5500	Lattice	LVTTTL	320 MHz	PD+VCO+divider
LMX 2325	National	BiCMOS	2500 MHz	PD+VCO+divider
NBC 12430	On Semi.	PECL	800 MHz	PD+VCO+divider
TLC 2932	Texas I.	TTL	32 MHz	PD+VCO

PLL applications

- AM Demodulation
- Synchronous detection (LockIn Amp)
- FM, PM demodulation
- Frequency synthesis
- Synchronous telecommunication









4046 features


Feature	Detector I (exor)	Detector II
Lack of input signal	$f_{out} = f_0$	$f_{out} = f_{min}$
Phase shift on output	90deg for f_0 0 to 180 in the range of $2f_r$	0deg
Harmonic synchronization	synchronize	No synchronization
Immunity t noise	high	low
$2f_r$ (lock range)	$f_{max} - f_{min}$	
$2f_c$ (capture range)	$f_c < f_r$ (depends on filter)	$f_c = f_r$




4046 as FM demodulator





4046 as AM demodulator





PLL IC LM565 (up to 500kHz)














Summary

- PLL
 - Principle of operation
 - examples of VCO, filters, phase detectors
 - Applications – frequency synthesis, detectors



Test questions samples:

- What is the principle of operation of a PLL?
- Explain the concepts of capture and hold frequency ranges.
- What is the principle of operation of a PLL as an FM detector?
- What is the principle of operation of a PLL as a synchronous AM detector?
- What is the principle of operation of a PLL as a frequency synthesizer?
