

Wrocław University of Science and Technology

# Basic Aspects of EMC

## EMC basic aspects 2

UNIO  
hr  
IEP

---

---

---

---

---

---

---

---

### References

1. Williams T., *EMC for Product Designers*, Elsevier-Newnes, 5th ed., Oxford, 2015
2. Ott H. W., *Electromagnetic Compatibility Engineering*, Wiley, Hoboken, NJ, 2009

Illustrations in this presentation are taken mostly from above

---

---

---

---

---

---

---

---

### ElectroMagnetic Sources in EM Environment

The diagram illustrates various electromagnetic sources in an environment. It shows power lines with lightning strikes, radio and TV backscatter, a mobile radio, an ignition system, electric motors, and conducted noise. Arrows indicate the direction of electromagnetic waves or noise propagation from these sources.

Fig. from: H.W.Ott *Noise Reduction Techniques in Electronic Systems*

---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---

---

---

---

---

---



Design checklist to assess your design against EMC.

1. Design for EMC from the beginning; *know what performance you require; During the design/prototyping process, perform "precompliance" testing*
2. Partition the system into critical and non-critical sections
3. Select components and circuits with EMC in mind
4. PCB layout
5. Cabels
6. Grounding
7. Filters
8. Shielding
9. During the design/prototyping process, perform "precompliance" testing

---

---

---

---

---

---

---

---

Design checklist to assess your design against EMC.

TIP 1:

- Design for EMC from the beginning; *know what performance you require; During the design/prototyping process, perform "precompliance" testing*

---

---

---

---

---

---

---

---

Design checklist to assess your design against EMC.

TIP 2:

2. Partition the system into critical and non-critical sections:
  - a) determine which circuits will be noisy or susceptible and which will not
  - b) lay them out in separate areas as far as possible
  - c) select internal and external interface locations to allow optimum common mode current control

---

---

---


---

---

---

---

---




---

---

---

---

---

---

---

---

- Design checklist to assess your design against EMC.  
 TIP 3:
3. • Select components and circuits with EMC in mind:
    - a)• use w and/or high-immunity logic; apply slew rate limiting to data transmission interfaces
    - b)• use series R buffering on all high-speed clock and data lines
    - c)• use good power decoupling techniques: small, low-inductance capacitors adjacent to the ICs they are decoupling
    - d)• use series ferrite chips in the supplies to create power segments
    - e)• reduce fan-out on clock circuits by liberal use of buffers
    - f)• minimize analogue signal bandwidths
    - g)• maximize dynamic range of analogue signal paths
    - h)• check stability in wideband amplifiers
    - i)• don't leave unused IC input pins floating: tie them to 0V or VCC
    - j)• include resistive, ferrite or capacitive filtering at all sensitive analogue inputs
    - k)• incorporate a watchdog circuit on every microprocessor
    - l)• avoid edge triggered digital inputs if possible, protect them if unavoidable

---

---

---


---

---

---

---

---




---

---

---

---


---

---

---

---





---

---

---

---

---

---

---

---

$$Z = \frac{V_{CORE} * 0.05}{I_{SUPP} * 0.5} = 0.1 * \frac{V_{CORE}}{I_{SUPP}}$$

---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---


 Design checklist to assess your design against EMC.  
 TIP 4:  
 • • PCB layout:  
 • refer to separate checklist in section about PCB design – next lectures

---

---

---


---

---

---

---

---


 Design checklist to assess your design against EMC.  
 TIP 5:  
 5. • Cables:  
 a) segregate, and avoid parallel runs of, signal and power cables  
 b) choose RF-screened cables if the wanted signal cannot be properly filtered  
 c) avoid screened cable with the screen connected only at one end; if unavoidable, treat the cable as unscreened at RF  
 d) use twisted pair both within and outside an enclosure, for balanced or high di/dt lines  
 e) use properly designed looms, ribbon or flexi for internal wiring – avoid loose wires or bundles  
 f) run cables away from apertures in the shielding, tied close to conductive grounded structures  
 g) apply ferrite suppressors to damp resonances and control common mode currents  
 h) ensure that cable screens are properly terminated to the connector backshell; avoid pigtailed  
 i) terminate lines carrying high frequency signals with the correct transmission line impedance

---

---

---


---

---

---

---

---



- Class 4 Noisy: AC power and return, chassis ground, high-power RF and wideband signals; power inputs, outputs and DC links of adjustable speed motor drives, welding equipment, and similar electrically noisy equipment
- Class 3 Slightly Noisy: DC power, suppressed switched loads, filtered AC; externally supplied low-voltage AC or DC power which does not also supply other noisy equipment, contactor and solenoid coil circuits
- Class 2 Slightly Sensitive: low-power low frequency signals, low bit rate digital data; analogue instrumentation (e.g. 4–20 mA, 0–10V) and slow digital bus communications (e.g. RS232, RS422, RS485, Centronics); switched I/O such as limit switches, encoders, and the outputs of internal DC power supplies
- Class 1 Sensitive: low-level analogue signals such as thermocouples, thermistors, RTDs, strain gauges, load cells, microphones; also wideband digital and analogue communications such as Ethernet, video, RF receiver inputs; and all other signals with full-scale range less than 1V or 1mA, or with a source impedance > 1kΩ, or signal frequency > 1MHz

---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---

---

---

---

---

---

---

---

### EFFECT OF SHIELD ON MAGNETIC COUPLING

#### Magnetic Coupling - Open Wire to Shielded Conductor

If the shield is **grounded at both ends**, the shield current flows and induces a voltage into conductor 2.

The total noise voltage induced into conductor 2 is

$$V_N = V_2 - V_c$$

Note that **these two voltages are of opposite polarity.**

$$V_N = j\omega M_{12} I_1 \left[ \frac{R_S/L_S}{j\omega + R_S/L_S} \right]$$


---

---

---

---

---

---

---

---

### Magnetic Coupling - Open Wire to Shielded Conductor

The equation for  $V_N$  is plotted in the figure

---

---

---

---

---

---

---

---

### EFFECT OF SHIELD ON CAPACITIVE COUPLING

In many practical cases, the center conductor does extend beyond the shield, and the situation becomes that of the figure below

---

---

---

---

---

---

---

---

**EFFECT OF SHIELD ON CAPACITIVE COUPLING**

For good electric field shielding, it is necessary  
 (1) to minimize the length of the center conductor that extends beyond the shield and  
 (2) to provide a good ground on the shield.

**A single ground** connection makes a good shield ground, provided the cable is not longer than one twentieth of a wavelength.  
 On longer cables, multiple grounds may be necessary.

---

---

---

---

---

---

---

---

Paralleled heavy gauge earth wire Gives 500kHz protection

1 2 3 4

Flat plate - better than a wired PEC Tray - corner position is optimum

5 6 7

Narrow duct Lid bonded along length gives improvement Metal tube (stainless or galvanized) is most effective must use 360° electrical bonds at every joint and gland to maintain effectiveness

**1-7 increasing HF effectiveness**

---

---

---

---

---

---

---

---

**Inverter (VSD - variable speed drive)**

neutral-earth connection

Live circuit

cable screen

motor housing

winding

Enclosure

Ground structure

parasitic capacitances

interference voltages developed across structure

preferential path for CM load/return currents

common mode currents

---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



---

---

---


---

---

---

---

---



**Sample test questions:**

1. What are the 3 interfering elements in EMC?
2. Sketch an example of the impedance of a real decoupling capacitor as opposed to an ideal one.
3. How can the transimpedance be described?

---

---

---

---

---

---

---

---